Ultrathin oxide-gated ͑thickness ϳ6 nm͒ point-contact junctions have been fabricated to explore single-electron charging effects in strongly gate-dot-coupled polycrystallinesilicon transistors. Current-voltage ͑I-V͒ measurements show periodic current oscillations near room temperature. Analysis of the energy-level spacing relates the electron charging energy to a quantum dot of size ϳ8 nm, and also suggests electron tunneling is via the first excited state. These low-power ϳ30 pW and low-cost devices can be useful for the next generation nanoelectronics. © 2005 American Institute of Physics. ͓DOI: 10.1063/1.1921335͔
The realization of room-temperature quantum dot singleelectron transistors ͑SETs͒ by utilizing the Coulomb blockade effects in nanostructures has attracted much research attention during the past decades. Its objective is to enable next generation low-power electronics. Tremendous success has been achieved to minimize the dot size down to ϳsub-10 nm by developing various nanostructures such as point-contact junctions, 1 abacus bead-shaped constrictions, 2, 3 and as well as straight nanowires 4 based on metal-oxidesemiconductor devices on silicon-on-insulator ͑SOI͒ wafers. These devices, in particular, have led to the observations of single-electron charging and switching at high temperatures.
Besides the criticalness of the quantum dot, another key factor, which generally is overlooked, that can trigger quantum oscillations is the gate-dot coupling strength ␣. This parameter basically controls the efficiency of converting electrical voltage on the gate into quantum excitation in the dot, thereby switching the transistor on and off. Determination of this factor is important in order to correlate the charging energy to the dot size. Technically, it is controlled by the thickness of a very thin oxide layer in between the dot and the gate electrode. For devices that have been fabricated and reported in the literature, the thickness has been found ranging from 50 nm ͑Ref. 1͒ to 25 nm ͑Refs. 2 and 3͒, yielding 0.05ഛ ␣ ഛ 0.08. As a result of the relatively large thickness compared to the dot size of ϳ10 nm, one always finds that most observations of the oscillations in I-V characteristics are claimed at high gate bias. The inability to control the manifestation of quantum excitation at low bias definitely impedes their applications in the package of high density. Hence, it is necessary to have the gate oxide as thin as possible while maintaining its high quality. Accordingly, in this study we try to explore a more sophisticated SET with oxide thickness down to sub-10 nm. Our experimental data shows very promising results, thus highlights the importance of using thin oxide in these devices for room-temperature operation.
Our transistors, as shown in Fig. 1͑a͒ , were fabricated on p-type ͑100͒ silicon wafers by using the technique of e-beam lithography that was reported earlier. 5 First, a thin polycrystallinesilicon layer of ϳ25 nm thick was deposited in lowpressure chemical vapor deposition ͑LPCVD͒ system in a a͒ Electronic mail: ymwan@isu.edu.tw FIG. 1. ͑a͒ Schematic drawing of the point-contact transistor with a thin gate oxide. The device is built on a thick wet oxide layer over a dummy wafer. The thin oxide layer ϳ6 nm serves to effectively couple the gate energy to a quantum dot in the junction. ͑b͒ A scanning electron microscope ͑SEM͒ picture of the junction after chemical etching but before oxidation. Note that the junction width is found to be ϳ25 nm. mixed gas of SiH 4 and PH 3 onto a 200-nm-thick wet oxide. The sheet resistance of this layer was characterized at ϳ30 ⍀ / ᮀ reflecting a low doping level of ϳ1 ϫ 10 17 cm −3 . Nanojunctions, as shown in a microscopic view in Fig. 1͑b͒ , can be consistently created by proximity effect and reactive ion etching ͑RIE͒. The typical junction after etch was controlled to the size of ϳ40 nm long and ϳ25 nm wide. After that, a high-quality silicon dioxide layer of ϳ6 nm thick was then grown out of the layer using dry oxidation in rapid thermal annealing ͑RTA͒ at ϳ925°C for 150 sec. Because of the importance of the gate oxide, its thickness was carefully examined by an ellipsometer with a resolution of 0.5 nm. This oxidation procedure can further reduce the junction width down to ϳ15 nm. A top-gate electrode of polycrystallinesilicon ͑50-nm thickness͒ was then applied, with its width controlled at ϳ200 nm. Finally, the passivation of a silicon glass layer of 200 nm from tetraethylorthosilicate ͑TEOS͒, drilling of contact holes, and metalization of Al pads were implemented.
Electron-transport measurements were conducted at temperatures from 300 to 100 K. Devices were loaded in a probe station and pumped down to a low pressure of 100 mtorr. The sample stage was cooled in a helium bath and the device temperature was monitored with a carbon-glass thermometer over the range of 300-40 K. Device temperatures were stabilized electronically with a heater, and in this range, the absolute measurement accuracy was 0.5 K. The equipment used for current-voltage measurements was a three-terminal Keithley 4200 with a 1-µV absolute voltage resolution and 100-fA current resolutions.
Granular silicon is known to be very sensitive to the conditions of doping levels and thermal treatments during fabrication. Therefore, prior to more advanced I-V measurements, our SETs were checked to meet the following criterions: the junction width must be Ͻ30 nm and the drainsource current I d falls in the range 0.5 nAϽ I d Ͻ 10 nA, under the condition that V g = 1 V and V ds = 10 mV were applied. We found that over several hundreds piece of devices tested, only few showed good consistency and the data presented was chosen from these high-quality samples. It should be noted that although the thin oxide obviously provides an advantage to explore low bias charging, care must be taken in order to avoid excess charge breakdown, which was found at about 2 V.
In Fig. 2 , the I-V characteristics of a high-quality SET taken at high temperatures clearly exhibit periodic staircases and oscillations. The most outstanding feature found here is the collapse of the many peak's maximums at different temperatures, which strongly implies electrons tunnel through a quantum dot in sequence in the junction. 2, 6, 7 To specify the dot size, one has to find out the energy spacing ⌬E = ␣e⌬V g and the ␣ in the first place. According to the linearresponse theory of Coulomb blockade, 8 ␣ is a reciprocal function of the peak's full width at half maximum ͑FWHM͒, i.e, FWHM= 3.5K B T / ͑␣e͒, where K B is the Boltzman constant, T is temperature, and e is the free-electron charge. As shown in Fig 3, we find a linear dependence of the FWHM and the slope yields an ␣ ϳ 0.6. This value is impressive and very large compared to most values reported previously.
When the temperature is further reduced, we find that ␣͑T͒ becomes nonlinear and the effects of multiple grains dominate, suggesting a much stronger intergrain coupling, to be discussed in detail elsewhere. Given the peak separation ⌬V g ϳ 0.4 V and the ␣ ϳ 0.6, ⌬E is therefore derived of ϳ240 meV.
It is also known that ⌬E includes both the Coulomb charging energy ͑E C = e 2 /2C g ͒ and the quantum confinement energy E Q , as expressed in Eq. ͑1͒, where C g =4d͑1+␤͒ is the capacitance of the dot sitting above a grounded substrate, 9 in which d is the dot radius, =1/36 ϫ 10 −9 , ␤ = d /2l, and l = 200 nm being the distance between the dot and the substrate. The second term is the quantization of energy of a single particle in a three-dimensional potential well sized 2d and the ground state is ͓1,1,1͔. Assuming that the charge tunneling process is via the first excited state of ͓1,1,2͔, n z = 2 is in the direction of charge tunneling. Under the assumption, we can simplify ⌬E as 740/ d +93͑n x 2 + n y 2 + n z 2 ͒ / d 2 by substituting all the parameters into Eq. ͑1͒ in units of meV and d is in nanometer. By matching the value of 240 meV to the formula ⌬E͑1,1,2͒, d is determined of ϳ4 nm; so does the C g of ϳ1 aF.
The drain and source capacitances, C d and C s , of the dot can be probed as well with the voltage applied on the drain. In the inset of Fig. 3 , two nearly symmetric and sharp onsets are clearly observed near the null voltage. The ϳ ± 0.16-V thresholds, which correspond to the major gap in the Coulomb diamond, imply that V d C d = e / 2 and V d C s = e / 2. Hence, the capacitance of C d and C s are decided to be 0.5 aF and the total capacitance C ⌺ = C s + C d + C g is ϳ2 aF. The dominance of C g in the C ⌺ , i.e, C g = ␣C ⌺ , clearly favors the single-dot picture in high-temperature regime. This result also coincides with the study of Ono et al. 10 They found that the C g can be made equally large to the C ⌺ as long as the gate-dot coupling strength is high enough, and such effect is indeed evidenced in our analysis.
Comparison of our data to the results in a modeling study by Joyez et al. 7 and Grabert and Devoret 11 enables us to estimate the density of state, ϳ 1/⌬E Q , in the dot. Notice that the points near the onset of the collapse provide a good means, at T = 180 K, K B T / ⌬E Q =5ϫ 10 −3 leads to ⌬E Q ϳ 0.31 meV and in a similar manner, K B T / ⌬E Q =2ϫ 10 −3 at 150 K results into 0.65 meV. The averaged 0.48± 0.15 meV is much smaller than the energy ϳ35 mV of the first excited state in quantum excitation, thus suggesting that there are many off-tunneling states participating in the process of electron tunneling. The existence of such many states seems to suggest the importance of degeneracy that has not yet been well understood. The cause for the existence of the quantum dot is believed to be associated with intrinsic crystalline grains, presumably resulting from inhomogeneous oxygen concentrations during thermal nucleation, as examined by the transmission electron microscope ͑TEM͒ in a previous study. 12 Having convincingly demonstrated that a quantum dot is responsible for the Coulomb oscillations in the junction, the high offsets in the peak valleys may have useful meanings. In Fig. 2 of each I d -V g curve, the points at the valleys can be linked into straight lines ͑as represented by the dashed line͒. The current extrapolated to zero marks the transistor's pinchoff voltage V g for the particular temperature. The overall pinch offs showns in Fig. 4 clearly suggest that there is a parallel but resistive network in the junction. The cause for such resistive network as discussed in detail in a previous study 13 might be related to the atomic segregation during oxidation. Nevertheless, in terms of engineering circuitry, the junction can be seen as a quantum dot coupled to a resistor in parallel. In the end, we emphasize that the low doping of phosphorus at ϳ1 ϫ 10 17 cm −3 definitely contributes to the low background signal ͑see inset of Fig. 4͒ . Since the volume of the active junction is about ϳ5 ϫ 10 3 nm 3 ͑20ϫ 15 ϫ 15 nm 3 ͒, its dopant number estimated is about ϳ10 −1 .
13,14
Such low value certainly can limit the number of charge carriers excited thermally in the channel and therefore reduces the background conductance. In summary, we have fabricated low-power ϳ30 pW polycrystallinesilicon SETs on cheap dummy silicon wafers, instead of using expensive SOI counterparts. Coulomb blockade oscillations have also been observed with gate bias less than 1 V near room temperature. Realization of such devices is mainly relied on e-beam lithographically-defined point-contact junctions, as well as the control growth of a sub-10-nm gate oxide layer. It is believed that this breakthrough can help to speed up the fulfillment of very largescale integration ͑VLSI͒-compatible nanoelectronics.
